

FIG. 1 PRIOR ART





FIG. 2






FIG. 4A




FIG. 4B




FIG. 5






FIG. 6



# SYNCHRONOUS DATA TRANSFER

HOST BUS

FIG. 7



Redundant Data Operations






FIG. 8




FIG. 9

# DISK READ - NO CORRECTION

FIG. 10

State	INPUT	ACCUMULATOR(940)		HOLD	PIPELINE(902)					OUTPUT
		FUNCT	CONTENTS		LATCH	A0	B0	C0	D0	
0	A0	LOAD	A0							
1	B0	XOR	A0+B0			B0	A0			
2	C0	XOR	A0+B0+C0			C0	B0	A0		
3	D0	XOR	A0+B0+C0+D0			D0	C0	B0	A0	
4	E0	XOR	A0+B0+C0+D0+E0			E0	D0	C0	B0	
0	A1	LOAD	A1	A0+B0+C0+D0+E0		A1	E0	D0	C0	A0
1	B1	XOR	A1+B1	A0+B0+C0+D0+E0		B1	A1	E0	D0	B0
2	C1	XOR	A1+B1+C1	A0+B0+C0+D0+E0		C1	B1	A1	E0	C0
3	D1	XOR	A1+B1+C1+D1	A0+B0+C0+D0+E0		D1	C1	B1	A1	D0
4	E1	XOR	A1+B1+C1+D1+E1	A0+B0+C0+D0+E0		E1	D1	C1	B1	E0
0				A1+B1+C1+D1+E1			E1	D1	C1	A1
1				A1+B1+C1+D1+E1				E1	D1	B1
2				A1+B1+C1+D1+E1					E1	C1
3				A1+B1+C1+D1+E1						D1
4				A1+B1+C1+D1+E1						E1

**FIG. 11**

[illegible]

# DISK ARRAY CONTROLLER CHIP

FIG. 12




FIG. 13

